An all-digital voltage-controlled oscillator (VCO)-based second-order multi-stage noise-shaping (MASH) ∆Σ time-to-digital converter (TDC) is presented in this paper. The prototype of the proposed TDC was implemented on an Altera Stratix IV FPGA board. In order to improve the performance over conventional TDCs, a multirating technique is employed in this work in which higher sampling rate is used for higher stages. Experimental results show that the multirating technique had a significant influence on improving signal-to-noise ratio (SNR), from 43.09 dB without multirating to 61.02 dB with multirating technique (a gain of 17.93 dB) by quadrupling the sampling rate of the second stage. As the proposed design works in the time-domain and does not consist of any loop and calibration block, no time-to-voltage conversion is needed which results in low complexity and power consumption. A built-in oscillator and phase-locked loops (PLLs) of the FPGA board are utilized to generate sampling clocks at different frequencies. Therefore, no external clock needs to be applied to the proposed TDC. Two cases with different sampling rates were examined by the proposed design to demonstrate the capability of the technique. It can be implied that, by employing multirating technique and increasing sampling frequency, higher SNR can be achieved.
Introduction
In many applications such as all-digital phase-locked loops (ADPLLs) [1] , chemical sensors readout [2] , frequency synthesizers [3] [4] [5] [6] , and time-of-flight (ToF) systems [7] , time-to-digital converters (TDCs) play an important role by measuring a time interval. Thus far, many TDCs have been presented which have been trying to show high signal-to-noise ratio (SNR), resolution, bandwidth, and linearity. In this way, various TDC architectures such as time-interleaved, pipelined, flash, Successive approximation register (SAR) and cyclic architectures have been introduced [8] [9] [10] [11] [12] [13] [14] . Since these architectures operate in Nyquist rate, they are ineligible to achieve important parameters of performance such as dynamic range and resolution higher than that of their oversampling counterparts.
Recently, researchers have introduced ∆ TDCs benefiting from an inherent noise-shaping property. Voltage-domain ∆ TDCs which are implemented mainly as analog utilize a time-to-voltage converter and a conventional ∆ modulator [15, 16] . To take advantage of the scaling of the CMOS process, time-domain ∆ TDCs utilizing digital circuits such as multi-bit counter, gated-ring oscillator achievable either by increasing loop order or cascading a higher number of stages (multi-stage noise-shaping (MASH)) which both result in more complexity and subsequently more power consumption and chip area. Hence, there is a trade-off in designing ∆ TDCs in terms of performance and complexity. Thus, by choosing a proper order of noise-shaping and maximizing the improvement of critical specifications of TDC, acceptable performance can be gained. This section describes the theoretical background of ∆ TDCs using a GSRO and the multirating technique to give an overview of the proposed architecture. This theoretical background will be based on [17] as our benchmark.
Gated Switched-Ring Oscillator-Time-to-Digital Converter (GSRO-TDC)
As mentioned previously, due to frequency differences between SROs in a 1-1 MASH structure, a SRO-SRO TDC suffers from phase-domain quantization error leakage and cannot achieve second-order noise shaping properly. In order to alleviate this problem, GSRO can be employed. It should be noted that GSRO is obtained by adding phase-holding gates to the supply and ground of an SRO. Figure 1 illustrates the operation principle of a GSRO. As shown, when the gates are closed GSRO acts the same as a SRO and when the gates are open it holds its phase. Basically, GSRO provides three operating frequencies: f max , f min and 0. By keeping phase properly in GSRO, leakage can be avoided effectively. 
Background
A remarkable reason for popularity of ∆∑ TDCs is their inherent property of noise-shaping. Moreover, as the order of noise-shaping increases the noise power in the band of interest decreases [24] . Therefore, a higher order of noise-shaping is of interest. Increasing the order of noise-shaping is achievable either by increasing loop order or cascading a higher number of stages (multi-stage noise-shaping (MASH)) which both result in more complexity and subsequently more power consumption and chip area. Hence, there is a trade-off in designing ∆∑ TDCs in terms of performance and complexity. Thus, by choosing a proper order of noise-shaping and maximizing the improvement of critical specifications of TDC, acceptable performance can be gained. This section describes the theoretical background of ∆∑ TDCs using a GSRO and the multirating technique to give an overview of the proposed architecture. This theoretical background will be based on [17] as our benchmark. To clarify superiority of GSRO-TDC over SRO-TDC in suppressing quantization error leakage, we compare their output relationships. While the output of SRO-TDC in z-domain is given by:
where the phase-domain quantization error of the first stage and the phase change of the second stage are described by:
Yet, when second stage of TDC exploits a GSRO, the phase change of the second stage GSRO (φ GSRO2 ) can be estimated by:
As evidenced by Equation (5), by exploiting a GSRO in the second stage, because of the equality of Equations (3) and (4) leakage can be suppressed perfectly. Therefore, by contrast with the SRO-SRO MASH, a GSRO-TDC does not need calibration and can achieve second-order noise shaping efficiently [20] . A GSRO-based 1-1 MASH TDC has been introduced in [20] the block diagram of which is shown in Figure 2 . The input pulse is produced from Start and Stop signals by PulseGen. By closing the Enable (EN) gates of the GSRO1, it is configured as an SRO. Thus, the first stage operates as a conventional SRO-TDC. The input pulse, sampling clock, and output of the GSRO1 (Y 1 ) are fed to QEGen that produces a quantization error pulse of the first stage (Q 1 ) and a frequency sync pulse (Q IN ) in every cycle which control the inputs of the second stage. Since the gates of the GSRO2 are controlled by Q 1 and the frequency of that is controlled by Q IN , oscillation frequencies of the GSRO1 and GSRO2 are equal during a sampling period as shown in Figure 3 . 
A remarkable reason for popularity of ∆∑ TDCs is their inherent property of noise-shaping. Moreover, as the order of noise-shaping increases the noise power in the band of interest decreases [24] . Therefore, a higher order of noise-shaping is of interest. Increasing the order of noise-shaping is achievable either by increasing loop order or cascading a higher number of stages (multi-stage noise-shaping (MASH)) which both result in more complexity and subsequently more power consumption and chip area. Hence, there is a trade-off in designing ∆∑ TDCs in terms of performance and complexity. Thus, by choosing a proper order of noise-shaping and maximizing the improvement of critical specifications of TDC, acceptable performance can be gained. This section describes the theoretical background of ∆∑ TDCs using a GSRO and the multirating technique to give an overview of the proposed architecture. This theoretical background will be based on [17] as our benchmark. 
Gated Switched-Ring Oscillator-Time-to-Digital Converter (GSRO-TDC)
As mentioned previously, due to frequency differences between SROs in a 1-1 MASH structure, a SRO-SRO TDC suffers from phase-domain quantization error leakage and cannot achieve second-order noise shaping properly. In order to alleviate this problem, GSRO can be employed. It should be noted that GSRO is obtained by adding phase-holding gates to the supply and ground of an SRO. Figure 1 illustrates the operation principle of a GSRO. As shown, when the gates are closed GSRO acts the same as a SRO and when the gates are open it holds its phase. Basically, GSRO provides three operating frequencies: fmax, fmin and 0. By keeping phase properly in GSRO, leakage can be avoided effectively.
To clarify superiority of GSRO-TDC over SRO-TDC in suppressing quantization error leakage, we compare their output relationships. While the output of SRO-TDC in z-domain is given by: are described by:
Yet, when second stage of TDC exploits a GSRO, the phase change of the second stage GSRO (ϕGSRO2) can be estimated by:
=ϕ Q1 n .
As evidenced by Equation (5), by exploiting a GSRO in the second stage, because of the equality of Equations (3) and (4) leakage can be suppressed perfectly. Therefore, by contrast with the SRO-SRO MASH, a GSRO-TDC does not need calibration and can achieve second-order noise shaping efficiently [20] . A GSRO-based 1-1 MASH TDC has been introduced in [20] the block diagram of which is shown in Figure 2 . The input pulse is produced from Start and Stop signals by PulseGen. By closing the Enable (EN) gates of the GSRO1, it is configured as an SRO. Thus, the first stage operates as a conventional SRO-TDC. The input pulse, sampling clock, and output of the GSRO1 (Y1) are fed to QEGen that produces a quantization error pulse of the first stage (Q1) and a frequency sync pulse (QIN) in every cycle which control the inputs of the second stage. Since the gates of the GSRO2 are controlled by Q1 and the frequency of that is controlled by QIN, oscillation frequencies of the GSRO1 and GSRO2 are equal during a sampling period as shown in Figure 3 . It is worth mentioning that since in order to accomplish second-order noise-shaping a residue pulse must be generated in each cycle, the frequency of the GSRO is designed to be higher than f S so that there exists at least one rising edge during a sampling period. Therefore, the relationship between the GSRO frequency, f S and f C can be expressed as: f max > f min > f S ≥ f C [20] . Thus, it can be said that in GSRO-TDC OSR is limited by the frequency of GSRO. So, we set f max and f min of GSROs in this work at 4 GHz and 2 GHz, respectively, so that they are 1.6 and 2 times their counterpart in [20] . Such high GSRO frequency makes applying f S up to 2 GHz eligible in this design which results in higher OSRs and hence time-resolution below 0.5 ps.
Multirating Technique in ∆ Multi-Stage Noise-Shaping (MASH) Converters
Despite the fact that increasing OSR results in enhancement of SNR [30] , increasing sampling frequency imposes more power consumption on the circuit. As will be described, the quantization noise error of the first stage is removed by a digital cancelation filter (DCF) and has a negligible influence on the overall performance of the TDC. Thus, we apply a sampling frequency the same as conventional ∆ TDCs to this stage to save power budget while we increase sampling frequency of higher stages to improve SNR. Adjusting sampling clocks of various stages at different frequencies independently in ∆ converters is called the multirating technique. Employing this technique helps the designer to improve performance of converter by expanding the design space. However, the main aim of employing this technique is SNR enhancement in ∆ converters via increasing OSR while trying to prevent consuming impressive power. Figure 4 depicts employing the multirating technique in a 1-1 MASH GSRO-TDC. As can be seen, the first stage operates at a frequency (f S1 ) and second stage operates at higher speed (f S2 = m × f S1 ). As a matter of fact, employing multirating technique is more attractive in ∆ MASH converters rather than single-loop converters, because in the MASH architecture each stage operates independently and thus no interstage feedback is required while the latter require complex feedback, multi-bit digital-to-analog converter (DAC) and anti-aliasing digital filter. Also, as op-amp based and analog implemented converters suffer from gain/bandwidth trade-off and limited speed, performance improvement by employing this technique is limited in such converters [21] . Thus, an all-digital multirate ∆ MASH TDC that can achieve high performance is of interest. To reveal maximum performance enhancement by exploiting the multirating technique at high clock frequencies, this paper presents an FPGA-based 1-1 MASH ∆ TDC employing the multirating technique in a GSRO-TDC for the first time.
A multirate MASH TDC principally operates the same way as conventional single-rate MASH structure. At the front end, the output of the individual stages is combined by the DCF so that only the last stage quantization error remains. The noise transfer function (NTF) whose order is the sum of the order of the stages shapes the overall quantization noise error. The overall NTF of a general N-stage multirated MASH structure (NTF MR ) is expressed as:
where n i is the loop filter order and OSR i is over-sampling-ratio (OSR) of the i th stage. The NTF of conventional single-rate MASH structure is obtained by:
Comparing Equation (6) with Equation (7) reveals that the SQNR improvement in the multirated case compared to single-rate structure is given by: 
Proposed FPGA-Based 1-1 MASH ∆∑ TDC
Considering the advantages of the GSRO-TDC and multirating technique in the previous section, a 16-bit FPGA-based 1-1 MASH ∆∑ TDC using identical GSROs in either the first or second stages improved by the multirating technique is introduced in this work to enhance performance further rather than conventional GSRO-TDCs. The block diagram of the proposed TDC is shown in Figure 5 . Comparing this figure to Figure 2 , it can be realized that this work utilizes the same structure as the TDC introduced in [20] but the sampling frequency of the second stage (fS2) is multiplied by the multirating ratio (m) in the proposed TDC. In addition, as fS2 is m times higher than the first stage clock frequency (fS1), output of the first stage (Y1) should be up-sampled by m in the DCF. Like conventional ∆∑ converters, the first-and second-stage outputs (Y1 and Y2) should be filtered by the signal transfer function (STF) of the second stage (z -1 ) and NTF of the first stage (1z -1 ), respectively. Finally, the overall output of the proposed TDC (DOUT) is obtained by subtraction of Y2 from Y1 which can be expressed as:
From Equation (9), it is obvious that second-order noise-shaping can be achieved by the proposed ∆∑ TDC.
To illustrate the operation of the proposed TDC, the timing diagram of that for 1 ns and 4 ns input time interval at 100 MHz input pulse, 200 MHz and 800 MHz fS1 and fS2 are shown in Figure 6a and Figure 6b , respectively. As shown, a quantization error pulse of the first stage (QEN) is generated by an interstage synchronizer (IntS Sync) every cycle to enable GSRO2 and (QIN) to synchronize the GSROs operating frequency. Hence, as can be seen, this approach suppresses any frequency difference between GSROs perfectly which removes phase-domain quantization error leakage that allows the proposed design to achieve second-order noise-shaping as expected. Moreover, it can be deduced that the overall output number related to input time interval (DOUT) is the average of numbers counted in each sampling clock (CNTOUT). 
Proposed FPGA-Based 1-1 MASH ∆ TDC
Considering the advantages of the GSRO-TDC and multirating technique in the previous section, a 16-bit FPGA-based 1-1 MASH ∆ TDC using identical GSROs in either the first or second stages improved by the multirating technique is introduced in this work to enhance performance further rather than conventional GSRO-TDCs. The block diagram of the proposed TDC is shown in Figure 5 . Comparing this figure to Figure 2 , it can be realized that this work utilizes the same structure as the TDC introduced in [20] but the sampling frequency of the second stage (f S2 ) is multiplied by the multirating ratio (m) in the proposed TDC. In addition, as f S2 is m times higher than the first stage clock frequency (f S1 ), output of the first stage (Y 1 ) should be up-sampled by m in the DCF. Like conventional ∆ converters, the first-and second-stage outputs (Y 1 and Y 2 ) should be filtered by the signal transfer function (STF) of the second stage (z −1 ) and NTF of the first stage (1 − z −1 ), respectively. Finally, the overall output of the proposed TDC (D OUT ) is obtained by subtraction of Y 2 from Y 1 which can be expressed as:
From Equation (9), it is obvious that second-order noise-shaping can be achieved by the proposed ∆ TDC. 
Proposed FPGA-Based 1-1 MASH ∆∑ TDC
To illustrate the operation of the proposed TDC, the timing diagram of that for 1 ns and 4 ns input time interval at 100 MHz input pulse, 200 MHz and 800 MHz fS1 and fS2 are shown in Figure 6a and Figure 6b , respectively. As shown, a quantization error pulse of the first stage (QEN) is generated by an interstage synchronizer (IntS Sync) every cycle to enable GSRO2 and (QIN) to synchronize the GSROs operating frequency. Hence, as can be seen, this approach suppresses any frequency difference between GSROs perfectly which removes phase-domain quantization error leakage that allows the proposed design to achieve second-order noise-shaping as expected. Moreover, it can be deduced that the overall output number related to input time interval (DOUT) is the average of numbers counted in each sampling clock (CNTOUT). To illustrate the operation of the proposed TDC, the timing diagram of that for 1 ns and 4 ns input time interval at 100 MHz input pulse, 200 MHz and 800 MHz f S1 and f S2 are shown in Figures 6a and 6b , respectively. As shown, a quantization error pulse of the first stage (Q EN ) is generated by an interstage synchronizer (IntS Sync) every cycle to enable GSRO2 and (Q IN ) to synchronize the GSROs operating frequency. Hence, as can be seen, this approach suppresses any frequency difference between GSROs perfectly which removes phase-domain quantization error leakage that allows the proposed design to achieve second-order noise-shaping as expected. Moreover, it can be deduced that the overall output number related to input time interval (D OUT ) is the average of numbers counted in each sampling clock (CNT OUT ).
To demonstrate the operation of the proposed TDC at higher frequencies, 200 MHz input pulse, 400 MHz and 1.6 GHz sampling clocks were applied to the first and second stages, respectively, the timing diagram of which is shown in Figure 6c ,d for 1 ns and 2 ns input interval. Figure 6 implies that the proposed design can operate properly as a ∆ TDC and can be employed in high-speed applications requiring this unit such as ADPLLs and frequency synthesizers.
As mentioned previously, by using the GSRO in both first and second stages, phase-domain quantization error leakage can be avoided effectively which results in higher SNR. Moreover, benefiting from a high-speed Altera Stratix IV FPGA board, f min and f max of the GSROs are set at higher frequencies than state-of-the-art VCO-based ∆ TDCs that allow OSRs greater than that feasible in previous works which result in finer time-resolution. Yet, by exploiting multirating technique, a notable improvement in performance of the proposed TDC rather than previous works using same architecture is attainable. Due to the speed and power limitation in analog circuitries used in the first stage of 1-1 MASH TDC in [21] , it cannot benefit from this technique at high frequencies to enhance performance further. Hence, fine time-resolution below 1 ps is not achievable in that work. In addition, while in other works f S1 and f S2 are applied to the TDC using external sources, in the proposed design built-in PLLs of the Altera Stratix IV FPGA board provide f S1 and f S2 and, accordingly, no external sources are needed. To demonstrate the operation of the proposed TDC at higher frequencies, 200 MHz input pulse, 400 MHz and 1.6 GHz sampling clocks were applied to the first and second stages, respectively, the timing diagram of which is shown in Figure 6c and d for 1 ns and 2 ns input interval. Figure 6 implies that the proposed design can operate properly as a ∆∑ TDC and can be employed in high-speed applications requiring this unit such as ADPLLs and frequency synthesizers.
As mentioned previously, by using the GSRO in both first and second stages, phase-domain quantization error leakage can be avoided effectively which results in higher SNR. Moreover, benefiting from a high-speed Altera Stratix IV FPGA board, fmin and fmax of the GSROs are set at higher frequencies than state-of-the-art VCO-based ∆∑ TDCs that allow OSRs greater than that feasible in previous works which result in finer time-resolution. Yet, by exploiting multirating technique, a notable improvement in performance of the proposed TDC rather than previous works using same architecture is attainable. Due to the speed and power limitation in analog circuitries used in the first stage of 1-1 MASH TDC in [21] , it cannot benefit from this technique at high frequencies to enhance performance further. Hence, fine time-resolution below 1 ps is not achievable in that work. In addition, while in other works fS1 and fS2 are applied to the TDC using external sources, in the proposed design built-in PLLs of the Altera Stratix IV FPGA board provide fS1 and fS2 and, accordingly, no external sources are needed. 
Implementation Details

GSRO and Sampling Clocks
A considerable advantage of the proposed FPGA-based TDC is employing built-in oscillator and PLLs of the Altera Stratix IV FPGA board for providing different clocks required for high-performance TDC operation. For this purpose, a built-in 100 MHz crystal oscillator and PLLs are utilized from which different frequencies for sampling clocks (fS1 and fS2) and GSROs operation frequencies (fmin and fmax) are extracted. Figure 7a illustrates the conceptual clock generating different frequencies in the proposed design. As can be seen, in order to obtain fS1, fS2, fmin and fmax, 100 MHz input clock is multiplied by 2, 8, 20 and 40, respectively. Furthermore, as shown in Figure 7b , a control unit with 3-state output emulates GSRO. When both QEN and QIN are low, the unit output is 0. If QEN is high but QIN is low fmin goes to output. When both QEN and QIN are high output is fmax.
Again, it is worth saying that in the proposed FPGA-based TDC no external sources required to perform sampling clocks which eliminates the need of a discrete clock generator resulting in easier 
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GSRO and Sampling Clocks
A considerable advantage of the proposed FPGA-based TDC is employing built-in oscillator and PLLs of the Altera Stratix IV FPGA board for providing different clocks required for high-performance TDC operation. For this purpose, a built-in 100 MHz crystal oscillator and PLLs are utilized from which different frequencies for sampling clocks (f S1 and f S2 ) and GSROs operation frequencies (f min and f max ) are extracted. Figure 7a illustrates the conceptual clock generating different frequencies in the proposed design. As can be seen, in order to obtain f S1 , f S2 , f min and f max , 100 MHz input clock is multiplied by 2, 8, 20 and 40, respectively. Furthermore, as shown in Figure 7b , a control unit with 3-state output emulates GSRO. When both Q EN and Q IN are low, the unit output is 0. If Q EN is high but Q IN is low f min goes to output. When both Q EN and Q IN are high output is f max . measurement, because only input interval pulses should be applied to the proposed TDC. Also, taking advantage of high-speed Altera Stratix IV FPGA board implemented in 40 nm technology, 2 GHz and 4 GHz clocks can be provided easily to be used as fmin and fmax which result in better time-resolution compared to previous GSRO-TDCs with lower operating frequencies for GSRO, but high switching delay makes it difficult to obtain such high frequencies by using analog circuitries and conventional ring oscillators. 
Interstage Synchronizer (IntS Sync)
In each cycle, IntS Sync produces QEN to enable GSRO2 and QIN to synchronize operating frequency of two GSROs. Schematics of this unit and timing diagram of that are shown in Figure 8a and Figure 8b , respectively. An edge-sensitive pulse generator (ESPG) of that schematic which is shown in Figure 8c produces QEN with the width of interval between rising edges of CLK and Y1. Then QEN which is proportional to the quantization error of the first stage is fed to GSRO2. This pulse can be very narrow and can even be ignored if rising time of the ESPG is larger than the quantization error pulse width. Thus, owing to limited GSRO gates switching time, a narrow pulse causes a deadzone problem and degrades the operation of the proposed TDC. Nevertheless, by adding a flip-flop (DFF2) a static offset of 2π is added to QEN to avoid this problem. The static offset is removed in the DCF and the overall performance of the proposed TDC is not altered [20] . Again, it is worth saying that in the proposed FPGA-based TDC no external sources required to perform sampling clocks which eliminates the need of a discrete clock generator resulting in easier measurement, because only input interval pulses should be applied to the proposed TDC. Also, taking advantage of high-speed Altera Stratix IV FPGA board implemented in 40 nm technology, 2 GHz and 4 GHz clocks can be provided easily to be used as f min and f max which result in better time-resolution compared to previous GSRO-TDCs with lower operating frequencies for GSRO, but high switching delay makes it difficult to obtain such high frequencies by using analog circuitries and conventional ring oscillators.
In each cycle, IntS Sync produces Q EN to enable GSRO2 and Q IN to synchronize operating frequency of two GSROs. Schematics of this unit and timing diagram of that are shown in Figures 8a  and 8b, respectively. An edge-sensitive pulse generator (ESPG) of that schematic which is shown in Figure 8c produces Q EN with the width of interval between rising edges of CLK and Y 1 . Then Q EN which is proportional to the quantization error of the first stage is fed to GSRO2. This pulse can be very narrow and can even be ignored if rising time of the ESPG is larger than the quantization error pulse width. Thus, owing to limited GSRO gates switching time, a narrow pulse causes a deadzone problem and degrades the operation of the proposed TDC. Nevertheless, by adding a flip-flop (DFF2) a static offset of 2π is added to Q EN to avoid this problem. The static offset is removed in the DCF and the overall performance of the proposed TDC is not altered [20] . 
In each cycle, IntS Sync produces QEN to enable GSRO2 and QIN to synchronize operating frequency of two GSROs. Schematics of this unit and timing diagram of that are shown in Figure 8a and Figure 8b, respectively. An edge-sensitive pulse generator (ESPG) of that schematic which is shown in Figure 8c produces QEN with the width of interval between rising edges of CLK and Y1. Then QEN which is proportional to the quantization error of the first stage is fed to GSRO2. This pulse can be very narrow and can even be ignored if rising time of the ESPG is larger than the quantization error pulse width. Thus, owing to limited GSRO gates switching time, a narrow pulse causes a deadzone problem and degrades the operation of the proposed TDC. Nevertheless, by adding a flip-flop (DFF2) a static offset of 2π is added to QEN to avoid this problem. The static offset is removed in the DCF and the overall performance of the proposed TDC is not altered [20] . 
The 16-Bit Quantizer
As described in section 2, designer must set fS lower than fmin to guarantee occurring a residue pulse each cycle. As fmin > fS, a number of rising edges may appear in a sampling period and, thus, a multi-bit quantizer is needed. In the proposed FPGA-based TDC, built-in 16-bit counters count rising edges of the first and second stages outputs to quantize Y1 and Y2 in each sampling clock. Using such number of bits for quantization is a notable distinction point of the proposed TDC compared to previous works results in a better time-resolution. It is noteworthy that such an improvement is an advantage of implementing the proposed all-digital TDC on a high-performance FPGA board. A possible error that may occur during 16-bit quantizer operation is coinciding the transition of counter output with a sampling clock rising edge [31] . To avoid this large error, a delayed clock generator (DLCKgen) shown in Figure 9a is employed so that sampling clock occurs only after settling counter output (CNTout). As shown in Figure 9b , such an error is reduced effectively by adding a DLCKgen [20] . 
As described in Section 2, designer must set f S lower than f min to guarantee occurring a residue pulse each cycle. As f min > f S , a number of rising edges may appear in a sampling period and, thus, a multi-bit quantizer is needed. In the proposed FPGA-based TDC, built-in 16-bit counters count rising edges of the first and second stages outputs to quantize Y 1 and Y 2 in each sampling clock. Using such number of bits for quantization is a notable distinction point of the proposed TDC compared to previous works results in a better time-resolution. It is noteworthy that such an improvement is an advantage of implementing the proposed all-digital TDC on a high-performance FPGA board. A possible error that may occur during 16-bit quantizer operation is coinciding the transition of counter output with a sampling clock rising edge [31] . To avoid this large error, a delayed clock generator (DLCKgen) shown in Figure 9a is employed so that sampling clock occurs only after settling counter output (CNT out ). As shown in Figure 9b , such an error is reduced effectively by adding a DLCKgen [20] . compared to previous works results in a better time-resolution. It is noteworthy that such an improvement is an advantage of implementing the proposed all-digital TDC on a high-performance FPGA board. A possible error that may occur during 16-bit quantizer operation is coinciding the transition of counter output with a sampling clock rising edge [31] . To avoid this large error, a delayed clock generator (DLCKgen) shown in Figure 9a is employed so that sampling clock occurs only after settling counter output (CNTout). As shown in Figure 9b , such an error is reduced effectively by adding a DLCKgen [20] . 
Digital Cancellation Filter (DCF)
In order to achieve second-order noise-shaping, digital output of two stages are combined in the DCF. The proposed TDC utilizes an on-chip DCF to remove quantization noise error of the first 
In order to achieve second-order noise-shaping, digital output of two stages are combined in the DCF. The proposed TDC utilizes an on-chip DCF to remove quantization noise error of the first stage. As shown in Figure 5 , the first-stage digital output is up-sampled by multirating ratio 4 and then filtered by the STF of the second stage (z −1 ) to produce D1. Also, digital output of the second stage is filtered by the NTF of the first stage (1 − z −1 ) to generate D2. Finally, the overall TDC digital output (D OUT ) is obtained by subtraction of D2 from D1.
Taking advantage of all-digital designing, DCF of the proposed TDC is implemented on-chip using built-in provided logic gates and arithmetic units of the Altera Stratix IV FPGA board, while it is implemented off-chip and the STF of the second stage needs to be tuned manually to achieve maximum SNDR in [21] .
Measured Results
The proposed design was implemented on an Altera Stratix IV FPGA board and general purpose input/output (GPIO) port of that is used to apply input time interval (T IN ) and obtain digital output (D OUT ). It should be mentioned that the I/O standard of GPIO ports of the Altera Stratix IV FPGA board is 3 V. Thus, in order to obtain output spectrum, 3 V 10 MHz input pulses are applied to the proposed TDC using a function generator (Siglent SDG 1050) and 100-k samples are captured using a mixed-domain oscilloscope (Tektronix MDO 4104) that uses a Hann window. Then, post-processing of captured data was done using MATLAB. The measurement setup for obtaining the output spectrum of the proposed TDC is illustrated in Figure 10 . stage. As shown in Figure 5 , the first-stage digital output is up-sampled by multirating ratio 4 and then filtered by the STF of the second stage (z -1 ) to produce D1. Also, digital output of the second stage is filtered by the NTF of the first stage (1 -z -1 ) to generate D2. Finally, the overall TDC digital output (DOUT) is obtained by subtraction of D2 from D1.
The proposed design was implemented on an Altera Stratix IV FPGA board and general purpose input/output (GPIO) port of that is used to apply input time interval (TIN) and obtain digital output (DOUT). It should be mentioned that the I/O standard of GPIO ports of the Altera Stratix IV FPGA board is 3 V. Thus, in order to obtain output spectrum, 3 V 10 MHz input pulses are applied to the proposed TDC using a function generator (Siglent SDG 1050) and 100-k samples are captured using a mixed-domain oscilloscope (Tektronix MDO 4104) that uses a Hann window. Then, post-processing of captured data was done using MATLAB. The measurement setup for obtaining the output spectrum of the proposed TDC is illustrated in Figure 10 . First, the proposed TDC was examined in single-rate case to verify the ability of achieving second-order noise-shaping. Figure 11a shows the measured output spectrum of the proposed TDC First, the proposed TDC was examined in single-rate case to verify the ability of achieving second-order noise-shaping. Figure 11a shows the measured output spectrum of the proposed TDC in a single-rate case at 100 MHz f C and 200 MHz f S1 and f S2 . As shown, this work can achieve appropriate second-order noise-shaping, and the measured SNR within 9.5 MHz bandwidth is 43.09 dB in this case. To demonstrate the improvement resulting from the multirating technique, a sampling clock of the second stage was quadrupled and the output spectrum of the proposed TDC at 100 MHz f C , 200 MHz f S1 and 800 MHz f S2 is shown in Figure 11b . As surmised, benefiting from multirating technique the measured SNR within 9.6 MHz bandwidth was 56.8 dB which showed 13.71 dB enhancement compared to single-rate case. According to Equation (8), by increasing the OSR, more enhancement in SNR is achievable. Therefore, another measurement was induced to the proposed TDC with higher f S1 and f S2 . In this case, 400 MHz f S1 and 1.6 GHz f S2 were applied to the first and second stages, respectively.
By applying 100 MHz f C to the proposed TDC, the output spectrum was measured and the result of which was shown in Figure 11c . Interestingly, yielding 4.22 dB enhancement rather the previous case, the measured SNR within 9.6 MHz bandwidth was 61.02 dB which translates to 9.8 effective number of bits (ENOB) and 0.27 ps time-resolution. The core power consumption of the Altera Stratix IV FPGA board is 6.23 mW at 100 MHz f C , 200 MHz f S1 and 800 MHz f S2 . By increasing the sampling frequency (i.e., 400 MHz f S1 and 1.6 GHz f S2 ), the power consumption increases up to 7.84 mW while it not only results in better time-resolution and SNR, but also increases the figure-of-merit (FoM) from 176 dB to 177 dB. Increasing fC leads to higher SNR for the same OSR [20] . So, we examined this effect by the prototype of the proposed TDC once at 200 MHz fS1 and 800 MHz fS2, and another time at 400 MHz fS1 and 1.6 GHz fS2. Figure 12 depicts the measured SNR versus fC while OSR remains unchanged. According to Figure 12 , it can be deduced that the SNR is improved by increasing fC for both cases. Table 1 summarizes the performance of the proposed TDC and compares it with the state-of-the-art ∆∑ TDCs. Owing to all-digital designing, employing the multirating technique and implementation on a high-speed FPGA board, the proposed TDC exhibited superior time-resolution, dynamic range and FoM than in previous works. Moreover, Table 1 reveals that this work represents an acceptable SNR compared with TDCs in [23] [24] [25] while they utilize higher order of noise-shaping, and higher SNR over the same order TDC in [22] . Therefore, we can surmise that higher SNR can be attained by increasing noise-shaping order via incorporating more stages to the proposed structure. Increasing f C leads to higher SNR for the same OSR [20] . So, we examined this effect by the prototype of the proposed TDC once at 200 MHz f S1 and 800 MHz f S2 , and another time at 400 MHz f S1 and 1.6 GHz f S2 . Figure 12 depicts the measured SNR versus f C while OSR remains unchanged. According to Figure 12 , it can be deduced that the SNR is improved by increasing f C for both cases. 
Conclusions
In this paper, a novel 16-bit second-order ∆∑ TDC has been presented. The proposed structure exploits GSRO quantizers in either first or second stages which quantize input pulses in the time domain using MASH architecture. The proposed design employs a multirating technique for the first time in a GSRO-TDC to improve performance over state-of-the-art TDCs. The prototype of the proposed TDC is implemented on an Altera Stratix VI FPGA board and achieves 61.02 dB SNR within 9.6 MHz bandwidth with 400 MHz and 1.6 GHz sampling frequencies in the first and second stages, respectively. All units of the proposed TDC are designed on-chip and implemented using built-in components of the FPGA board. Experimental results demonstrate superiority of the proposed ∆∑ TDC in terms of dynamic range, time-resolution and FoM over previous works which make it possible to employ this work in applications such as ADPLLs, range finders and ToF systems. It is worth noting that higher-order TDCs can be attained utilizing the proposed structure by increasing the number of cascaded stages, which results in higher SNR. Table 1 summarizes the performance of the proposed TDC and compares it with the state-of-the-art ∆ TDCs. Owing to all-digital designing, employing the multirating technique and implementation on a high-speed FPGA board, the proposed TDC exhibited superior time-resolution, dynamic range and FoM than in previous works. Moreover, Table 1 reveals that this work represents an acceptable SNR compared with TDCs in [23] [24] [25] while they utilize higher order of noise-shaping, and higher SNR over the same order TDC in [22] . Therefore, we can surmise that higher SNR can be attained by increasing noise-shaping order via incorporating more stages to the proposed structure.
In this paper, a novel 16-bit second-order ∆ TDC has been presented. The proposed structure exploits GSRO quantizers in either first or second stages which quantize input pulses in the time domain using MASH architecture. The proposed design employs a multirating technique for the first time in a GSRO-TDC to improve performance over state-of-the-art TDCs. The prototype of the proposed TDC is implemented on an Altera Stratix VI FPGA board and achieves 61.02 dB SNR within 9.6 MHz bandwidth with 400 MHz and 1.6 GHz sampling frequencies in the first and second stages, respectively. All units of the proposed TDC are designed on-chip and implemented using built-in components of the FPGA board. Experimental results demonstrate superiority of the proposed ∆ TDC in terms of dynamic range, time-resolution and FoM over previous works which make it possible to employ this work in applications such as ADPLLs, range finders and ToF systems. It is worth noting that higher-order TDCs can be attained utilizing the proposed structure by increasing the number of cascaded stages, which results in higher SNR. 
